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We describe a cryogenic instrumentation platform incorporating commercially-available field-
programmable gate arrays (FPGAs) configured to operate well beyond their specified temperature
range. The instrument enables signal routing, multiplexing, and complex digital signal processing
at temperatures approaching 4 kelvin and in close proximity to cooled devices or detectors within
the cryostat. The cryogenic performance of the system is evaluated, including clock speed, error
rates, and power consumption. Although constructed for the purpose of controlling and reading out
quantum computing devices with low latency, the instrument is generic enough to be of broad use
in a range of cryogenic applications.
I. INTRODUCTION
Electronic instrumentation at cryogenic temper-
atures is widespread in astronomy1, experimental
cosmology2,3, and essential to the performance of
particle4,5, antimatter6 and single photon7 detectors as
well as quantum information devices8. In most config-
urations, the devices or detectors that require cooling
are separated from their room temperature interface and
control electronics, typically using low thermal conduc-
tivity wiring to cross the often significant thermal gradi-
ent. Owing to the Wiedemann-Franz law, thermally re-
sistive wiring must also be electrically lossy, limiting its
bandwidth and power carrying capability. For complex
instrumentation systems that employ large numbers of
wires4,9, wide bandwidth transmission lines10,11, or low-
latency measurement and control, the physical separation
between room temperature electronics and the cryogenic
device environment poses practical challenges that can
impact performance.
Integrating much of the interface electronics inside
the high-vacuum stage of the cryostat can partially ad-
dress these challenges. Embedded cryogenic amplifiers12
and multiplexing circuits1,10,13,14, for instance, are com-
monly used to boost weak signals over lengthy trans-
mission lines15 or to minimise the number of separate
cables and feedthrough connectors traversing the vac-
uum space and temperature gradient. Including in this
approach the possibility of operating digital-to-analog
converters (DACs)16,17 and analog-to-digital converters
(ADCs) cryogenically18,19, as well as cryogenic logic and
memory systems opens the prospect of digital signal pro-
cessing, feedback, and realtime control without the need
to bring signals up and out of the cryostat. In this config-
uration the exclusive use of superconducting cables and
interconnects also becomes feasible20,21, greatly reduc-
ing the thermal conductivity and cross-section of signal-
carrying cables in comparison to lossy normal metals.
Here we describe the design and operation of a mod-
ular instrumentation platform for supporting digital sig-
nal processing applications at deep cryogenic tempera-
tures, including the functionality of a soft-core processor.
Key components of the system are commercially avail-
able field-programable gate arrays (FPGAs), configured
to function well-beyond their specified operating temper-
ature. The instrument incorporates expansion ports for
connection to peripheral data converters such as DACs
and ADCs, of use in the autonomous operation and feed-
back control of quantum information devices22–24. Be-
yond quantum science, the platform is sufficiently generic
to be of wide applicability in the read out and control of
various cryogenic detectors and devices.
II. INSTRUMENT DESIGN
A. Overview
The instrument comprises a motherboard equipped
with an Artix-7 FPGA (Xilinx Inc.) and ports for con-
necting up to five ‘daughterboards’, as shown in Fig.
1. This modular design allows the system to be config-
ured for specific cryogenic applications while providing
a generic platform that offers power, digital logic, com-
munication links, and associated thermal management.
There are two high-speed and three low-speed connec-
tors for the daughterboard modules on the rear of the
motherboard (see Fig. 1(b)(ii)). The two high-speed con-
nectors each have 32 dedicated differential pairs and 8
power pins, and are suitable for high-bandwidth mod-
ules including giga-sample per second data converters.
The three low-speed connectors share 18 single-ended
signalling lines and 8 power pins, have daisy-chained
JTAG (IEEE 1149.1) lines, and are suitable for mod-
ules which do not need high-bandwidth communication
with the motherboard. Various communication protocols
are possible using the low-speed connectors; for example,
we have made use of a clock-line, a sync-line, and 16
data-lines to transmit 16-bit words using a two-word ad-
dress/command packet followed by a variable-length data
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2FIG. 1. Isometric views of modular PCBs. (a) Power-distribution board. (b) (i) Front and (ii) rear view of motherboard with
fast (large) and slow (small) expansion connectors visible. (c)(i) High-speed dual-channel DAC daughterboard and (ii) low-
speed 36-channel DAC daughterboard. (d) Edge-view of extrusions on the 36-channel DAC heatsink. (e) Modular enclosure,
partially filled, and mounted beneath the 4-K stage of a Leiden Cryogenics CS450 dilution refrigerator. A high-speed DAC
daughterboard and a low-speed DAC daughterboard fill one high-speed and one low-speed expansion slot, respectively. Details
of the components used are given in Table I.
packet. In this paper we do not describe further the sep-
arate daughterboard modules, which can be customised
for specific applications.
B. FPGA
Several semiconductor devices, such as bipolar junc-
tion transistors and diodes, suffer from carrier freeze-out
at deep cryogenic temperatures, owing to the small frac-
tion of donors that remain ionized. In contrast, the pres-
ence of large electric fields in complementary metal-oxide
semiconductor (CMOS) devices leads to field-induced
donor ionization2. Carrier freeze-out effects can be sup-
pressed by these fields to the extent that digital circuits
can continue to operate at deep cryogenic temperatures.
In selecting devices that are compatible with cryogenic
operation, the presence of high-K dielectrics to suppress
transistor gate-leakage provides an indication that large
electric fields are present. The FPGA device central
to our instrument, for instance, is manufactured on the
TSMC Ltd. 28 nm process node, which makes use of
hafnium-oxide between gate and channel25.
The sole active component on the motherboard is a
Xilinx Artix-7 FPGA in a 484-pin ball grid array pack-
age, and is pin-compatible with 15 k - 100 k (wire-bond
package) and 200 k (flip-chip package) logic element ver-
sions of the integrated circuit (IC)26. The Artix-7 is the
3lowest power of Xilinx’s 7-series FPGAs and has 0.9 to
13.1 Mb of on-chip block random access memory (RAM),
and 45 to 740 digital signal processing (DSP) slices, each
with a 25 × 18-bit multiplier. DSP configuration options
include pre- and post-adders and a 48-bit accumulator27.
High speed grade (-3) and low power (-2L, -1L) variants
are available28. The specific device used in our instru-
ment is an XC7A50T-2FGG484C, which has 50 k logic
elements, has 2.7 Mb of block RAM and 120 DSP slices,
and comes from the common ‘-2’ speed-grade bin in the
commercial temperature range (0-85°C). We also make
use of Spartan-3 and Spartan-6 devices, which are con-
figured to be operational at deep cryogenic temperatures.
These simpler FPGAs are ideal for adding functionality
to the daughterboards, for example, in parsing data to a
DAC.
C. Printed Circuit Board Design
The motherboard is an 80 mm × 80 mm, 8-layer FR4
printed circuit board (PCB), with all layers using 35 µm
(1 oz) of copper, as shown in the stack-up illustrated
in Fig. 2. The board is finished with electroless nickel
immersion gold (ENIG) plating. A simplified bill of ma-
terials is provided in Table I, listing the manufacturers
and part numbers of the components.
Capacitors used on the motherboard and daughter-
boards for decoupling and filtering are a mix of NP0
ceramic and tantalum polymer (TP). At cryogenic tem-
peratures NP0 capacitors lose negligible capacitance, and
maintain low equivalent series resistance (ESR)29,30, but
the capacitance density is small. TP capacitors also re-
tain stable ESR but suffer from a reduction in capaci-
tance when cooled30. Their higher capacitance density
however, makes them more suitable when large capaci-
tance is required. Thin-film resistors are used for their
temperature stability, as opposed to thick-film resistors,
which have been observed to vary dramatically in resis-
tance when cooled.
D. Communication and Clocking
Communication between the cryogenically operated
FPGA and room temperature instruments is provided
via stainless steel coaxial cables that mate with the SMA
connectors, with optional 50 Ω termination, on the moth-
erboard. A global clock signal is also provided to the in-
strument in this way. Although alternative clocking and
communication protocols are possible, our typical config-
uration brings three coaxial cables into the cryostat for
the FPGA clock, for a serial input signal, and for a serial
output. The clock is used to generate various other inter-
nal clocks required: for operation of the serial interface,
clocking data for the low-speed connectors, and to run
internal logic.
FIG. 2. Motherboard PCB 8-layer stackup: 35 µm (1 oz) cop-
per layers, with 3 FR4 cores, and 4 prepreg layers. The digital
(signal and power) and analog (power only) domains are spa-
tially separated on the PCB, and can have their grounds tied
on the power distribution board, outside the fridge, or pro-
vided independently. Power pins of the QFS connectors are
through-hole pins, and are connected to the power planes,
while signal pins are surface-mount. PCB vias are not shown.
TABLE I. Simplified Bill of Materials
Component Manufacturer Part
FPGA Xilinx XC7A50T-2FGG484C
Capacitors AVX TCJ Series (TP)
Capacitors Kemet C Series (NP0)
Resistors Panasonic ERA-3A Series (thin film)
Connectors
High-speed SAMTEC QFS-032-04.25-L-D-DP-PC4
High-speed1 SAMTEC QMS-032-01-L-D-DP-RA-PC4
Low-speed SAMTEC QFS-026-04.25-L-D-PC4
Low-speed1 SAMTEC QMS-026-01-L-D-RA-PC4
Power SAMTEC SDL-105-T-10
Power2 SAMTEC BDL-105-G-E
SMA Cinch 142-0701-211 (vertical)
SMA1 Cinch 142-0701-551 (right angle)
Micro-D1 Glenair MWDM5L-37PCBR-.110
Micro-D2 Glenair MWDM5L-37SCBR-.110
1Daughterboard component, 2 Powerboard component
E. Power Supply and Programming
The power supply for the instrument as well as the
FPGA programming signals are carried from room tem-
perature using beryllium-copper cryogenic loom wire to
the 37-pin Micro-D connector on the power-distribution
module (see Fig. 1(a)). The module distributes power
and programming signals via two 10-pin sockets on the
front of the motherboard; one socket for digital power
and programming, and one socket for analog power. Five
digital and seven analog voltage lines, plus analog and
digital ground lines, are supplied. Four-terminal sensing,
with force and sense pairs tied at the power distribu-
tion board, compensates for loom wire resistance ensur-
4FIG. 3. Layout of the modular instrumentation platform motherboard. The purple and green circles show distribution of
the 5 digital and 7 analog voltage rails, from the 10-pin SAMTEC SDL connectors to the modular expansion connectors (the
digital and analog domains are spatially separated, as shown by the dashed line). Red lines indicate the JTAG data signal
daisy-chain, with optional jumpers to bypass unused ports. Short dashed lines represent digital signals to and from the FPGA,
with numbers indicating the total number of connections.
ing correct voltages at the instrument.
Programming and debugging of the motherboard and
daughterboards is performed using a Xilinx Platform Ca-
ble USB II. The cable uses a standard 4-pin interface: the
clock (TCK) and mode-select (TMS) signals are shared
between the motherboard FPGA and the low-speed con-
nectors; the test-data-in (TDI) and test-data-out (TDO)
signals are daisy-chained from the motherboard FPGA
to each of the low-speed connectors. In case a daughter-
board module is not installed in a low-speed connector
slot, a jumper is provided on the front of the mother-
board to connect the unused TDI and TDO, ensuring a
complete JTAG chain (see Fig. 3).
F. Thermal Management
The entire instrument comprising power-distribution
module, motherboard, and daughterboard modules is
housed in a gold-plated copper chassis, which ensures
good thermal coupling between the active electronic com-
ponents and cryostat. The overall length and width of
the instrument is 96.5 mm and 88 mm, and the height
is 92 mm. The motherboard and each daughterboard
have their own copper mounts which feature extrusions
to make direct thermal contact to the packaging of the
integrated circuits. In Fig. 1(d), extrusions are shown
which thermally connect individual DAC ICs on a low-
speed multi-channel DAC daughterboard module. The
instrument is installed at the 4-K stage of a cryogen-
free dilution refrigerator, as shown in Fig. 1(e). Unused
slots can be covered with blank copper panels to reduce
electromagnetic interference. The instrument is cooled
slowly from room temperature in the presence of helium
exchange gas, which is evacuated when a temperature of
4 K is reached.
III. FPGA OPERATION
Modern FPGAs have complex internal architectures
with many subsystems for specialised tasks. The re-
configurable general-purpose digital logic comprises a
large number of configurable logic blocks (CLBs). A
switch matrix for each CLB connects it to the general
routing matrix. Each CLB contains flip-flops (FFs),
look-up tables (LUTs), multiplexers, basic logic, and
memory31. FPGAs incorporate DSP slices which con-
tain hardware multipliers and accumulators, for spe-
cialised high-throughput operations. In addition, input
5and ouput (IO) buffers can be configured to suit vari-
ous single-ended and differential voltage specifications. A
summary of the operation of these components at cryo-
genic temperatures is given in Table II, for Artix-7 and
Spartan FPGAs.
TABLE II. Cryogenic Operation of FPGA
Single-ended IO Operational
Differential inputs Operational
Differential outputs Spartan-3 only
PLLs Non-operational1
Digital logic Operational
Block RAM Operational2
DSP slices Operational2
1Tested on Motherboard using Artix-7
2Tested on Motherboard and Daughterboards with Artix-7
and Spartan-6
A. IO Voltage Characterisation
We first investigate if cooling the instrument leads to
variations in the FPGA switching voltage levels asso-
ciated with the single-ended low-voltage CMOS (LVC-
MOS) and low-voltage differential-signalling (LVDS)
logic standards. Input thresholds are measured by ap-
plying a dc input voltage and measuring the minimum
voltage which always gives a high output (VIH) and the
maximum voltage which always gives a low output (VIL).
A common-mode voltage of 1.2 V is used for LVDS. Re-
sults are presented in Table III. Both LVCMOS and
LVDS input thresholds change negligibly with cooling to
cryogenic temperatures allowing standard operation. We
observe a decrease in the resistance of pull-up resistors
and differential termination resistors with cooling, but
note that these variations can be compensated for with
careful circuit design. LVCMOS outputs function nor-
mally.
The parameter that varies the most with cryogenic op-
eration is the LVDS output voltage. Below 50 K, the
common-mode and differential output voltages both de-
crease dramatically on the Artix-7, and both increase
dramatically on the Spartan-6. Only the Spartan-3
FPGA exhibits functioning differential output signalling.
The operation of LVDS outputs are likely linked to in-
ternal bandgap voltage reference offsets occurring at low
temperature.
B. Performance and Soft Processor Operation
To demonstrate the functionality of the instrument’s
general-purpose digital logic at deep cryogenic temper-
atures, we have implemented an embedded soft proces-
sor, a Xilinx ‘MicroBlaze’32, executing standard C-code,
and loaded onto the FPGA via the JTAG interface. We
FIG. 4. (a) Maximum operating frequency of the instrument
with the Artix-7 running 30 MAC blocks. (b) Performance in
GMACS/W (Giga-MACs per second per watt) at maximum
operating frequency. Blue-coloured data are taken with the
FPGA in the instrument mounted at the 4-K stage of the
fridge with red-coloured data indicating room temperature
operation. The solid lines are guides to the eye.
have run implementations with logic utilisation of up to
8569 FFs (13% utilisation), 7190 LUTs (22% utilisation),
and 1476 kb of block RAM (55% utilisation). Based on
this demonstration we expect that similar IP-cores, for
instance the Cortex-M1 implementations available from
ARM Ltd.33, could be embedded in our instrument and
run in the cryogenic environment.
Since the instrument generates heat in proportion to
its clock speed, performance is constrained by the avail-
able cooling power of the cryostat for a given tempera-
ture. With our instrument mounted at the 4-K stage of
a standard cryogen-free dilution refrigerator however, we
find that significant computational performance is possi-
ble without adversely affecting the mixing chamber base
temperature. To benchmark performance, we carry out a
series of tests involving multiply-and-accumulate (MAC)
blocks, noting that these MAC operations form the ba-
sis of many DSP applications including filters, window
functions, down-converters and Fourier transforms. The
setup for our test comprises the execution of 30 DSP48E1
slices27, configured as 16×16-bit MAC operations and
clocked with an external (room temperature) variable
source from 0 - ∼400 MHz. We proceed by comparing
the output of 1000 accumulated multiplications of pre-
generated random numbers to the expected result, with
error rates recorded. The test is performed as a function
of core voltage, comparing instrument behaviour at room
temperature and 4 K.
The maximum operating frequency of the instrument is
determined as the FPGA clock frequency at which there
are no errors over 32 repeat test runs, corresponding to
a total of 960,000 MAC operations. The maximum clock
frequency is a function of both the core voltage and tem-
perature of the FPGA, as shown in Fig. 4(a). We note
that slightly higher frequency clocking is possible at cryo-
genic temperatures, when operating at the nominal core
voltage of 1.0 V.
6TABLE III. Instrument IO Parameters
Artix-7 Spartan-6 Spartan-3
300 K 4 K 300 K 4 K 300 K 4 K
VIH single-ended LVCMOS (V) 1.16 1.22 2.39 2.51 1.50 1.61
VIL single-ended LVCMOS (V) 1.09 1.11 2.14 2.24 1.42 1.47
VIH differential LVDS (mV) 5 18 11 11 18 13
VIL differential LVDS (mV) -39 -55 18 -33 -39 -35
Pull-up resistance (kΩ) 20 17 10 7.7 10 6.6
Differential resistance (Ω) 96 86 101 93 108 105
Differential output voltage (mV) 435 42 372 1569∗ 387 582∗
Common-mode differential output voltage (mV) 1120 227 1242 1202∗ 1056 1652∗
Instrument input and output logic thresholds were measured for LVCMOS and LVDS standards, for the Artix-7, Spartan-6
and Spartan-3, at a temperature of 300 K and 4 K. The following characteristics are tabulated: input-high (VIH) and input-low
(VIL) thresholds, for 3.3 V LVCMOS signals; the differential input thresholds for LVDS signals with a 1.2 V common-mode
voltage; the resistance of an internal pull-up resistor for 3.3 V LVCMOS, when the input is held at 0 V; the dc differential
input resistance of an internal differential termination, for a 400 mV differential signal and 1.2 V common-mode voltage; and
the differential and common-mode output voltages of LVDS signals, measured using an oscilloscope with a 100 Ω terminating
resistor at room temperature. Asterisk indicates an average reading for voltages that fluctuate in time.
C. Power Dissipation and Operating Temperature
We have compared the performance and power dissipa-
tion of the motherboard Artix-7 FPGA when operating
at room temperature and inside the dilution refrigerator,
as shown in Table IV and Fig. 4(b). Cooling the in-
strument to 4 K increases the static power but decreases
the dynamic power. In the case of the dynamic power,
we evaluate power dissipation using only the core volt-
age data from the DSP-block test, expressed as power
per clock-rate (mW/MHz) or equivalently, average en-
ergy per MAC operation (nJ/MAC).
TABLE IV. Artix-7 power and performance
300 K 4 K
Static power (mW) 95 170
Dynamic power (mW/MHz or nJ/MAC) 22.9 21.5
Maximum frequency at 1.0 V (MHz) 344 374
Although we can ensure that the outer casing of the
FPGA is well-thermalised to the 4 kelvin stage of the
dilution refrigerator, it is likely that the die exhibits hot-
spots and an overall elevated temperature with respect
to its packaging. We provide a course measure of the die
temperature by directly accessing a semiconductor diode
via external pins of the FPGA, performing a calibration
of the resistance of the diode as a function of the refriger-
ator temperature with the FPGA unpowered (see Fig.5
(a)). During the DSP-block test, the diode current was
recorded as a function of clock frequency to determine
the relationship between the on-chip temperature ((Fig.
5(b)) and the power dissipation, as shown in Fig. 5(c).
We estimate that the core temperature rises from 16 K at
170 mW (idle) to 27.5 K at 380 mW. We thus determine
an approximate thermal resistance between the chip and
the 4-K stage of the refrigerator to be 55 K/W. Despite
the FPGA die having an elevated internal temperature,
the instrument and its connectors remain in close ther-
mal contact with the 4-K stage, even at the highest clock
rates.
IV. DISCUSSION
Integrating FPGA-based instrumentation directly in
the cryogenic environment with cooled devices or detec-
tors has technical advantages such as the use of minia-
turised, high-density superconducting cabling, and in en-
abling the operation of cryogenic multiplexers, DACs and
ADCs. In addition to these practical aspects, the func-
tionality of FPGAs at cryogenic temperatures provides
a path to establishing complete instrumentation solu-
tions that take advantage of reduced temperatures to
improve performance. Cooling analog circuits, for ex-
ample, leads to a reduction in thermal noise34 and an in-
crease in the transconductance and gain of transistors35.
For digital systems, lower temperatures improve carrier
mobility, reduce the interconnect resistance, and lower
the subthreshold swing, leading to higher clock speeds
and lower power dissipation36,37. Integrated with cryo-
genic FPGA, it is anticipated then that these improve-
ments to semiconductor-based circuits can lead to en-
hanced performance of the classical control and read-
out hardware needed to scale-up quantum computing de-
vices. Further improvements are likely found via the use
of structured-ASICs (application-specific integrated cir-
cuits), that hard-wire program implementations during
fabrication. Such devices can lead to significant reduc-
tions in power dissipation at cryogenic temperatures.
We also draw attention to the potential use of cryo-
7FIG. 5. Estimating the temperature of the Artix-7 FPGA die
as a function of power dissipated. With the FPGA off, (a)
shows the diode current in response to a voltage, measured
as the refrigerator temperature is increased and decreased to
provide a calibration (arrows show direction of temperature
sweep). As some hysteresis in the diode response is observed
with heating and cooling, our calibration is taken from a line-
of-best fit. In (b) the diode current is monitored as a func-
tion of FPGA power, allowing a functional dependence of core
temperature on power to be determined. This function is plot-
ted in (c), extrapolating to conditions at maximum operating
frequency and idle (only static power).
genic FPGA in the context of superconducting digital
electronics, interfacing with rapid single flux quantum
(RSFQ)39 or reciprocal quantum logic (RQL) devices40.
Cryogenic systems featuring such devices are already
commercially available41, controlled via room tempera-
ture FPGAs. Operating the control electronics cryogeni-
cally would enable more tightly-integrated and compact
instruments of potential use in systems requiring low-
latency, high-speed feedback control.
V. CONCLUSION
We have developed a cryogenic FPGA-based modular
instrumentation platform for the readout and control of
detectors and devices at temperatures approaching 4 K.
Our instrument makes use of three models from Xilinx
Inc. (Artix-7, Spartan-6, and Spartan-3), which have
been shown to operate in the cryogenic, high-vacuum en-
vironment of a dilution refrigerator. It is possible to use
much of the functionality of the more powerful, Artix-7-
FPGA, including the operation of a soft-core processor
and DSP blocks. We anticipate that such FPGA-based
instruments can enhance the performance of the classi-
cal control hardware needed in the operation of next-
generation quantum technologies.
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